ABSTRACT This study presents a new asymmetric junctionless tunnel field-effect transistor (AJ-TFET) to scale TFETs into sub-10-nm regimes. The asymmetric junctionless p+ source/body and junctional n/p+ drain/body separately optimize the lateral source and drain coupling to efficiently switch the TFETs, producing an abrupt on-off switching. Because of n-drain/p+body junction, the off-state tunnel barrier can be extended into the drain, ensuring an excellent short-channel effect without the limitation of channel lengths. Si/Ge heterojunctions and high-k gate insulators are combined with the AJ-TFETs for additional on-current boosting. Using compact structures and feasible parameters from practical Si-based CMOS technologies, the advancement in the on-off switching and short-channel effect make the AJ-TFET highly promising as an ideal approach into the sub-10-nm regimes.
I. INTRODUCTION
The exponentially rising numbers of semiconductor transistors have resulted in severe power dissipation of integrated circuits. Tunnel field-effect transistor (TFET) has demonstrated its steep subthreshold swing to serve as a promising candidate for energy-efficient applications [1] - [4] . A siliconbased TFET exhibits a small subthreshold swing but with a relatively low on-current [5] . Si/Ge heterojunctions were used to optimize separately the source-and drain-side tunnel regions, generating favorable on-off switching characteristics [6] , [7] . However, unfortunately, the previously proposed TFET structures do not scale well because they are susceptible to short-channel effects. Scaling the TFETs into sub-20-nm regimes has become a considerable challenge [8] - [10] . It crucially demands a feasible Si-based architecture to scale TFETs down into sub-10-nm regimes, thereby following the scaling of CMOS technologies for ultra-low power applications [11] .
A previous study on asymmetric channel proposed a graded heterojunction as a plausible method for extending TFETs into the sub-10-nm regimes of CMOS technologies [9] , [12] . The operational principles of graded TFETs were demonstrated successfully, whereas its application requires sophisticated fabrication techniques. Recently, junctionless TFET (JL-TFET) was numerically proposed to serve as an attractive approach for short-channel TFETs [13] . However, the scaling advantages of JL-TFETs over conventional TFETs were not reported previously [13] . Because the JL-TFETs employed composite gates, it is debatable to apply them in practical sub-10nm CMOS technologies.
Using compact structures and feasible parameters from CMOS technologies [14] , [15] , this study proposes a new asymmetric junctionless (AJ) approach to scale TFETs into sub-10-nm regimes. Fig. 1 presents the schematic structure of an AJ-TFET, in which junctionless p+ source/body and junctional p+/n body/drain were employed to optimize the source-and drain-side tunnel regions respectively. Two-dimensional device simulations [16] were performed to elucidate the operation of short-channel AJ-TFETs and, subsequently, to examine their applications into the sub-10nm regimes. The conventional PIN-TFETs and the abovementioned JL-TFETs serve as the counterpart TFETs for illustration. Section II describes the device architectures and physical parameters used in investigation. Section III discusses the on-off switching of AJ-TFETs by comparing with conventional PIN-TFETs and JL-TFETs and, subsequently, explores the short-channel effects and the applications into sub-10-nm regimes. Fig. 1 shows the schematic sketches of an AJ-TFET and counterpart PIN-and JL-TFETs. A double-gate structure and 5nm body-thickness were used with a 2nm HfO 2 gateinsulator. A channel length (L g ) of 20nm TFET was typified as a long-channel device. In AJ-TFETs, heavily doped p+ source and body of 10 20 cm −3 were utilized with an ntype drain of 10 15 cm −3 and a gate-workfunction of 4.1eV. In PIN-TFETs, a heavily doped p+ source of 10 20 cm −3 and an intrinsic p-type body of 10 17 cm −3 were used with a n+ source of 10 18 cm −3 and a gate-workfunction of 4.4eV [5] , [9] , [17] . In JL-TFETs, heavily doped n+ source, body, and drain of 10 19 cm −3 were utilized with a control-gate workfunction of 4.3eV [13] . A minimal 2nm source-body gap and a p-gate length of 20nm were employed with a p-gate workfunction of 5.5eV.
II. DEVICE ARCHITECTURES AND PHYSICAL PARAMETERS
Unstrained Si or Ge and indirect band-to-band tunneling (BTBT) generation were considered to determine the tunneling currents [18] - [20] . The nonlocal BTBT approach was performed with considering the band-gap narrowing, Shockley-Read-Hall recombination, and Auger recombination [16] . In fabricated TFETs, the BTBT currents caused by the trap-assisted tunneling can be substantial in the subthreshold region. However, because the traps are process sensitive, arbitrary assumption is beyond the scope of this simulation-based study. Therefore, defect-free TFETs were employed in subsequent investigation. Fig. 2 presents the current-voltage curves of 20nm AJ-TFETs, PIN-TFETs, and JL-TFETs. The asymmetric junctionless source/body and junctional drain/body of AJTFETs optimize the on-and off-state tunnel barriers to both enhance the on-current and suppress the off-current, generating favorable on-off switching. Fig. 3 shows the (a) Off-state, and (b) On-state, energy-band diagrams of 20nm AJ-TFETs along the channel surface. The larger off-state tunnel barrier in AJ-TFET is attributed mainly to the heavy p+ body and light n-type drain structure. Because of the n/p+ junction used in AJ-TFETs, the drain voltage is primarily confined on the light drain region to extend the off-state tunnel barrier into the drain, producing a sufficiently large off-state barrier. This feature of extending the off-state tunnel barrier has key function in suppressing the short-channel effect in extremely scaled AJ-TFETs. The intrinsic body of PIN-TFETs and the junctionless body of JL-TFETs are susceptible to the penetration of lateral drain field, generating relatively small off-state barriers. Because the 20nm JL-TFET generates undesirable on-off switching, results of JL-TFETs are not included subsequently.
III. OPERATION AND PERFORMANCE

A. OPERATIONAL PRINCIPLES
As the gate voltage becomes increasingly positive from the off-state, the AJ-TFETs properly induce the body to produce a minimized tunnel barrier, formed at the source-channel interface, for conducting a high on-state tunneling current with a steep subthreshold swing. Fig. 4 plots the minimized tunnel-barrier widths against gate voltage in AJ-and PINTFETs. The junctionless p+ source/body and junctional n/p+ drain/body structures separately minimize the lateral source and drain coupling to switch the TFETs efficiently. Because of the minimized lateral coupling, the gate controlled-field concentrates at the p+ body region to ensure a more abrupt on-off switching and a narrower on-state tunnel barrier. 
B. SUB-10-NM TFETS
As the scale of TFETs approaches the sub-20-nm regimes of devices, the short-channel effect is manifested because the off-state tunnel barrier depends on the device length. As shown in Fig. 3(a) , the tunnel-barrier widths of JL-TFETs and PIN-TFETs are limited by the associated L g . Fig. 5 displays current-voltage curves of AJ-TFETs and PIN-TFETs from L g = 20nm to 5nm. The long-channel 20nm PIN-TFET exhibits acceptable switching characteristics with a minimized off-current. However, the shorter PIN-TFETs suffer from the severe short-channel effects. The tunnel barrier is too thin to generate a considerable off-state current. Without the channel-length limitation, the 5nm AJ-TFET primarily retains the long-channel current-voltage characteristics and does not considerably degrade from the short-channel effect. Because most of the off-state drain voltage must be confined in the drain to avoid the more severe short-channel effect, the drain region must be sufficient to ensure the favorable on-off switching of the PIN-and AJ-TFETs. Several methods can be combined with the AJ-TFETs to additionally optimize the on-current. Fig. 6 presents the current-voltage curves of Si/Ge heterojunction AJ-TFETs with various L g . The sub-10-nm Si/Ge AJ-TFET produces an excellent short-channel effect with a high on-current and an abrupt on-off switching. Fig. 7 sketches the energy-band diagrams of 10nm Si/Ge AJ-TFETs and PIN-TFETs. The drain field of 10nm Si/Ge PIN-TFETs penetrates into the body region to influence the on-and off-state tunnel barriers, whereas the 10nm Si/Ge AJ-TFET successfully extends the off-state barrier into the drain, and minimizes the onstate barrier, to ensure a favorite on-off switching. If the gate insulators are scaled along with the shorter channel lengths, it is even more beneficial to adopt the AJ-TFET architecture. Fig. 8 illustrates the current-voltage curves of 10nm 130 VOLUME 2, NO. 5, SEPTEMBER 2014 AJ-TFETs with various high-k gate-insulators. The higher-k AJ-TFETs generate the excellent short-channel effect and on-off performance over the counterpart PIN-TFETs. Fig. 9 presents the effects of quantum confinement on the current-voltage curves of 10nm TFETs. The scaled AJ-TFETs retain the subthreshold behavior and shortchannel immunity. Because of the thin body used in AJ-TFETs, the quantization considerably causes the increase in the on-state barrier, and thus the reduction in the oncurrents. When various barrier engineering methods are combined with the AJ-TFETs for improving the performance, the quantum confinement effect should be examined correspondingly.
IV. CONCLUSION
New sub-10-nm AJ-TFETs were numerically demonstrated with excellent short-channel effects and favorable on-off switching. By employing the proposed architecture, the TFETs can be successfully scaled down with feasible parameters to follow the scaling of Si-based CMOS technologies.
